Abstract-This paper presents the analysis and control of a current imbalance compensator designed to eliminate upstream negative-and zero-sequence current components caused by single-phase loads in three-phase four-wire systems. The proposed compensator significantly reduces the fundamentalfrequency current component in the neutral conductor and can potentially be used to eliminate harmonic currents. The Matlab/Simulink™ simulations are based on a 3-MVA radial feeder case study and a scaled-down 10-kVA test setup used to validate the proposed ideas. Three TMS320F28335 DSPs are used to implement the control system and the results of both the simulations and the prototype testing are shown and discussed. Results from testing of the prototype demonstrate the ability of the compensator to reduce the current in the neutral conductor.
INTRODUCTION
The existence of single-phase loads and single-phase generation leads to inherent current imbalances in three-phase power distribution systems. These imbalances having negativeand zero-sequence components cause system adverse problems [1] [6] . Examples are: overheating of a generator, improper sizing of neutral conductors, MMF ripples inside the generator due to negative-sequence MMFs, and overheating of the holding tank for ungrounded wye-connected transformers.
Several methods have been proposed to eliminate negativeand zero-sequence components [7] [13]. A zig-zag transformer in parallel with the load is proposed in [7] in order to provide a low-impedance path for zero-sequence currents. In [8] a series inverter is placed on the neutral conductor in order to produce a high impedance path for zero-sequence currents. In [10] and [11] shunt active filters are used to compensate for the load harmonics. In [12] a 4-leg inverter topology is controlled using space-vector modulation in order to effectively compensate for neutral conductor currents. An instantaneous power alpha-beta reference frame controller in [13] is used to compensate for harmonics, power factor and current unbalances.
The solution proposed in this paper based upon the shunt active compensator concept is termed the Unbalanced Current Static Compensator (UCSC). This equipment uses three singlephase voltage source inverters connected to each phase of a three-phase four-wire system, sharing the same dc link capacitor bank as shown in Fig 1. The UCSC compensates for the negative-and zero-sequence components of unbalanced systems by compensating for the power factor of each phase, and then circulating the substation currents through the common dc-link capacitor in order to balance the upstream currents. This is accomplished through a d-q reference frame current controller. Harmonic filtering can also be potentially achieved if there is enough computational power and the switching frequency is high enough. This paper is organized as follows: Section II presents an overview of the current compensator, Section III the control algorithm, Section IV simulation results, Section V experimental results and Section VI the conclusions.
II. OVERVIEW OF THE CURRENT COMPENSATOR
The connection of the proposed UCSC strategically located near the power transformer at a distribution substation and the selected case study are shown in Fig. 1 . The compensator consists of three single-phase voltage-source inverters that are current controlled and coupled to the grid through three singlephase step-up transformers. These inverters are placed in parallel with the grid. The compensator is placed near to the power transformer in order to compensate for all the downstream loads. To balance the currents as seen by the transformer the inverter either draws or injects current onto the grid to bring the magnitude of each of the transformer currents to the same value, while also compensating for the reactive power consumption of the downstream loads. 
III. USCS CONTROL ALGORITHM

A. Current Controller Stage
The control block schematic for each inverter is shown in Fig. 2 . At the point of common coupling (PCC) the UCSC injects current i inv to compensate for the load current i L such that the substation current i s is balanced. The controller first transforms these currents along with phase voltages at the PCC into the d-q synchronously-rotating reference frame using a single-phase α-β to d-q transformation as shown in (1)- (2):
where i α is the present value of the current waveform, i β equals i a , but lagging by a quarter of the grid cycle, and ω is the grid frequency.
Next, an average d-axis load current for the three phases i avg d is computed. Each of the substation currents
) is compared to this average value through current summation at the d is added to the signal as a feed-forward element in order to bias the voltage output of the inverter. The same process is done for the q-axis current, however the current reference becomes the q-axis component of the load current, the feedforward grid voltage is assumed to be 0. A decoupling term ωL coup is added after the PI controllers for the d-and q-axis components in order for the two to act independently; namely:
In order to produce a control signal for the PWM generator the signals are converted back to the α-β reference frame, where the α component is the output voltage waveform. Fig. 3 shows the simplification of the current controller to a single-pole transfer function. This is accomplished through pole cancellation; (4) shows the proportional gain, k P and integral gain, k I required for the simplification:
B. Selection of the Current Controller PI Gains
τ cc is the inverse of the chosen controller bandwidth [15] .
C. Selection of the Reference Generator PI Gains
(5) shows the relationship used to select the gains [16] . 
This can be fitted to the coefficients of the general form of a two-pole second-order transfer function shown in (7); by matching the coefficients of the denominator, the polynomial (8) and (9) can be used to determine k pref and k iref :
Where is the damping coefficient and ω cr is the required bandwidth of the reference controller.
D. d-q Trasformations and Phase-Lock Loop
To have a more robust system, the source impedance of the feeder where the UCSC is installed is assumed to have a non-negligible value. To deal with this issue the phase-lock loop and the d-q transformations required for operation were done on a single-phase basis. The single-phase d-q transformations require a quarter cycle delayed signal of the sampled voltage and current measurements. This was achieved with the use of a SOGI-QSG. The phase-lock loop uses a single-phase d-q transformation in which the predicted grid phase is used in the d-q transformation and the resulting value of the q-axis output is used as the phase error for the next prediction. The d-q transformations of i inv and i L use the predicted grid phase angle from the phase-lock loop as the reference phase angle.
IV. UCSC SIMULATIONS RESULTS
A. Case Study
The 34.5 kV L-L , 6 MVA system illustrated in Fig. 1 is simulated using Matlab/Simulink™ software. Each of the inverters in the UCSC is rated 480 V L-N , 1 MVA. The substation current waveforms for the different modes of operation of the UCSC are shown in Fig. 4 . From t = 0.00 s to t = 0.10 s the UCSC is inactive. From t = 0.10 s to t = 0.15 s the UCSC is compensating for the reactive power of each load. From t = 0.15 s to t = 0.35 s the UCSC is fully operational with a step change in load of 30% on Phase A at t = 0.25 s. The UCSC reaches steady state within 1 cycle at t = 0.15 s and attains an average UBF of 0.497% while fully operational.
(10)
B. UCSC Prototype
In order to reflect how the controller is run on the actual system at rated conditions and on the DSP, a simulation is constructed using the z-domain implementation of the control method which includes a switching dead-time of 0.7 μs. The sampling frequency for the system is 10 kHz and the switching frequency is 5 kHz. The load currents that are compensated by the UCSC are given in Fig. 5 , the currents from the compensator in Fig. 6 , and the currents at the substation in Fig.  7 with the black waveform being the neutral current; the neutral current has almost been eliminated at the substation.
V. RESULTS FROM PROTOTYPE TESTING
The prototype under testing shown in Fig. 8 is a 10-kVA scaled-down version of the case study simulated above. The UCSC is connected via a 1:1 isolation transformer to a variable voltage system. Each inverter is rated for 120 V, 1 kVA with a common dc bus voltage of 250 V and its components are given in Table I . The output LCL filter for each inverter is constructed based on the work done in [12] and its parameters are given in Table I . The dc-link capacitor was chosen using ripple current calculations from [17] and a desired dc bus voltage ripple of 1%. The load currents that the UCSC is compensating for during lab testing are displayed in Fig. 9 . The resulting substation currents during operation of the UCSC are captured in Fig. 10 . In both figures, the neutral current is shown in black. The fundamental current component that is present in the neutral conductor of the load is no longer present in the upstream substation neutral conductor. Some lower-harmonic components still exist due to the effects of the dead-time in full-bridge inverter operation. Demonstrating this is Fig. 11 which displays the inverter current from the UCSC. An FFT of the neutral current is presented in Fig. 12 . Fig. 7 Substation currents from prototype simulations. Fig. 10 Substation currents from prototype testing. Fig. 9 Load currents from prototype testing. Fig. 11 Inverter currents from prototype testing. Fig. 8 The prototype under testing.
VI. CONCLUSIONS
A current controller based on the d-q rotating reference frame is used to control a three-phase active power filter in order to balance the fundamental currents in a four-wire electric power distribution system. After implementing a casestudy consisting of a 6-MVA radial feeder system in Matlab/Simulink™, simulations were run to design the controller and analyze the effectiveness of the UCSC to eliminate the neutral currents in the upstream neutral conductor, and thus, achieving a negligible system UBF. After designing the controller in the z-domain, additional simulations were run to more closely emulate the behavior of a prototype rated 10-kVA and 120 V. The control algorithm was implemented using three TMS320F28335 DSPs. The UCSC was effective in removing the fundamental current component from the neutral conductor. However, some neutral current remained as a result of UCSC unipolar switching that causes a voltage distortion near the zero crossings. If harmonic voltages are present in the grid, the ability of the UCSC to suppress neutral current is severely reduced. This is because there is no mechanism to compensate for these harmonics in the current controller.
